SUPPLEMENTARY NOTES
I. INTRODUCTION
Given a data sample of fixed size, a non-sequential detector generates a decision variable d^. If d, = 1, we decide that the signal is present, and if d^ = 0 we decide that the signal is absent. Let S be the event that the signal is present and let S'' be the event that the signal is absent. The performance of the detector is generally measured by the probability of detection P and the probability of false alarm PD* = P(d,=l|S)
^FA* =P(d,=lls').
Existing treatments (see, for example, [1] ) of such detection problems implicitly assume that the detector is implemented on hardware that is never faulty. In reality, the computational hardware used to compute the the decision variable is liable to failures. It is therefore reasonable to analyze the effect of possible hardware failures on the detector performance criteria and to ascertain if the possibility of failures can or cannot be neglected.
II. HARDWARE FAULT EFFECTS
Suppose that the detector is implemented on a computing device which calculates a decision variable d . The performance measures for -4 -the implemented detector are Pjj = P(d^=l|S) Pp^= P(d^=l|S^).
One would like the implemented detector to have the same performance as the theoretical detector. This will obviously be the case if one assumes that the computed decision variable d is always equal to the theoretical decision variable d^. All existing treatments of the signal detection problem tacitly make this assumption. We will now determine the maximum performance degradation that can occur when such an assumption is not made. Instead, we shall assume that the presence of the signal and the value of the theoretical decision variable d^^ are each independent of the correctness of the computations. Precisely, we shall assume the following:
Hypothesis 1: The events S and (d^=l) are each independent of the event (d^=d,).
We can now establish the following theorem. All proofs appear in the appendix. 
Equations (1) and (2) show that the actual performance of the hardware-implemented detector may be quite different from the theoretical performance. For example, assume that a theoretical detector has P_.^ = 10 . Even if this detector is implemented on a computing device -4 with q = 0.9999, P . may be as high as 10 , two orders of magnitude larger than Pp.*.
III. PERFORMANCE USING ERROR MASKING
One way to possibly minimize detector performance degradation in the presence of hardware faults is to use an error masking scheme based on hardware redundancy. To implement such a scheme we replicate the original computing device a-1 times, send the original data sample to each device, and then send all the device outputs d^, d^,..., d to an 12 a -6 -error masker which chooses an index i(m) in the set {1, 2,..., a}. The masker makes its choice by first partitioning the set of device outputs into two blocks such that all the outputs in a given block are identical, and then by choosing the index i(m) at random from among the indices of the outputs in the block(s) of maximal cardinality. The output of the error masker is then d., .. The decision concerning the presence or absence of the signal is made using the variable d., ,.
When this error masking scheme is used, the performance measures of the implemented signal detector are the probability of detection P ^(a) and the probability of false alarm P -,(a), which are now defined as follows:
The classical approach [2] to the analysis of such an error masking scheme is based on assumptions which ensure that d., , is alwavs eaual The bounds given above are not very useful unless we can evaluate
As a first step, we shall make the following assumption concerning the error masker. Thus, the following lemma has been proved. Lemma 1.: If Hypothesis 3 is satisfied, then
In order to explicitly relate the performance bounds to hardware reliability, we shall make the following assumption. .
Hypothesis 4:
(i) Each computing device has the same probability q of being nonfaulty (ii) The computing devices fail independently.
Let H(a,Y) be the probability that at most y devices are faulty.
Hypothesis 4 implies
It is clear that if at most y devices are faulty, then at most y device outputs will not equal d^, and thus G(a,y) 2 H(a,y).
In view of the preceding discussion, the following corollary is immediately obtained. 
-9 -where Rj(a) = H(a,^), a odd (7) Rj(a) = H(a,^), a even (8) and where H(.,.) is given by (3).
IV. PERFORMANCE USING ERROR DETECTION AND MASKING .
Another way to possibly minimize detector performance degradation is to use both error detection and error masking. To implement such a scheme we replicate the original computing device a-1 times, send the original data sample to each device, and then send all the device out- signal.
In this case, the performance measures of the signal detector are the probability of detection P^^ jj(a,^) and the probability of false alarm P . j-pCoj^), given that we in fact make a decision concerning the signal, and the probability P^^^ jj(a,5) that we do not make a decision -10 -concerning the signal even though the output of the masker is equal to d^ (probability of false rejection). These quantities are defined as follows:
PQ jj(a,U = P(<ii(ni)=llS ^^"^ ^=0)
In order to obtain bounds on these performance measures, we shall assume, in addition to Hypothesis 2, that the presence of the signal and the value of the theoretical decision variable are each independent of the number of identical device outputs. Thus, we are assuming:
Hvpothesis 5.: The events S and (d^=l) are each independent of the event (b=0).
The following theorem gives bounds on the probabilities of detection and false alarm for a signal detector implemented with an error detector and masker. -11 -As a first step toward evaluating the quantity P(d., »=d*| b=0), we shall make the following assumption concerning the error detector.
Hypothesis 6: The error detector is never faulty.
Note that under Hypothesis 6, if § < \--1 the error detector always produces b = 0 and thus the error detection and masking scheme reduces to just the error masking scheme of the previous section.
Therefore, we shall always take ^ 2 f^^1 • ^e can now express 
where -12 -
Kjjto,^; ~ 1 + H(a,a-5) -H(a,?-1) ^-^-^^
and where H(.,.) is given by (3).
The quantity P _ j^{.a,%) is a measure of the price that must be paid when using the error detection and masking scheme. We can obtain a preliminary evaluation of this quantity as follows: In order to relate the results given above to the hardware reliability, we need the following hypothesis.
Hypothesis 1_:
(ii) The events (d.=d^,) , i = 1, 2,..., a, are mutually independent.
Hypothesis 7 implies G( a.r) = 2 .,/'.,,(i-q)^g^°"J^
The next lemma provides a relation between G(.,.) and H(.,.) Lemma 4: If Hypotheses 4 and 7 are satisfied, then for § 2 T ^1
The following corollary completes our task by providing a computable upper bound on Pp^^ ^^(a,^) .
Corollary 4: If Hypotheses 3, 4, 6 and 7 are satisfied, then for ^ >
PpR,Il(a,5) 1 1 -|[J^, a even (14) where H(.,.) is given by (3).
V. CONCLUSION
We have analyzed three types of detector implementations. The first does not use any redundancy; the second uses strict redundancy for error masking; and the third uses strict redundancy for both error detection and masking. In the first two cases, we always make a decision concerning the presence of the signal, but in the third case, we sometimes make no decision concerning the signal. Thus, in addition to the probabilities of detection and false alarm, which characterize the first two cases, the third case is also characterized by the probability of false rejection. In this part of our work, we derived the appropriate bounds on these figures of merit using only physically reasonable assumptions. The task of exploiting those bounds for the design of -Inefficient detector implementations will be carried out in a subsequent paper.
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where X = P(d^=l and S and B^) Y = P(d^=l and S and Bp .
The worst case for the probability of detection occurs when P(d^=l| S and BJ) = 0 which implies that Y = 0. Since the event (d =1 and B-) is the same as the event (d^=l and B^), X = P(d^=l and S and B^).
Then, using Hypothesis 1, X = P(d^=l and S)P(B^) = P(d^=l| S)P(S) P(B^) and the first part of the theorem follows.
-16 -
The definition of F". implies The worst case for the probability of false alarm occurs when P(d^=l| S° and B°) = 1 and therefore, using Hypothesis 1, Y i PCS*' and BJ) = PCS^'Xl -P(B^)).
The fact that the events (d =1 and B ) and (d^=l and B ) are identical implies X = P (d^=l and S° and B ) and then, using Hypothesis 1, X = P(d^=l and S'^)P(B^) = P(d^=l| S'')P(S°) P(B^) and the second part of the theorem follows. and the second part of the theorem follows.
Proof of Lemma 2:
If ? 2 I ""I""!. the events (d., v=d. and b=0) , (at least I device outputs equal d^) and (at most a-^ device outputs do not equal d^) are equivalent. Also, the event (b=0) is equal to the union of the two disjoint events (at least ^ device outputs equal d^) and (at least ^ device outputs do not equal d^), It follows that 
